

feedback/corrections: vibha@pesu.pes.edu

VIBHA MASTI

MEMORY

- · Processor speed vs memory gap
- · Registers: reside in CPU, faster to fetch from / write to; limited in number





Locality of Reference

1) Temporal Locality

- · set of instr likely to be referenced soon
- · eg: looping

2) Spatial locality

- if fetching from memory, fetch from other nearby locations
 eg: array elements



cache mapping technique

- i) Direct Mapped Cache
- 2) set Associative Mapping
- 3) Fully Associative Mapping

GENERAL ORGANISATION of CACHE

•









- · (block no.) mode (no. of sets/blocks)
- · leads to contention
- · each line treated as block / set
- · aka line mapping technique
- more than one block of memory mapped to one block in cache

2) Set Associative Mapping



- improvement over direct
 flexibility to place block anywhere in set
 better utilisation of space
 (block no.) mode (no. of sets)



valid 0: stale/junk data

Set Associative Mapping





Q: A 4-way set associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 448. How many bits are required for the tag field?

> main mem = 4 GB cache size = 16 KB = 2 bytes block size = 8×32 bits = 32 bytes = 8 words

size of mem = $4 \times 2^{30} = 2^{32}$

.: 32-bit address for main mem

size of set = 4×8×4 = 2 bytes

 $\therefore \text{ no of sets} = \underline{16 \text{ kB}} = \underline{16 \text{ x} 2^{10}} = 2^{7}$ $4 \times 8 \times 4 \qquad 16 \times 2^{3}$ $\Rightarrow \text{ block}$

block size = 8 x 4 = 32 bytes = 2⁵ bytes

block offset = word = 5 bits

. 7 bits for sets

5 bits for word

... 20 bits for tag

	tag		set	word
	20		7	5
~				
		32 1	bit	

B: Size of MM = 64 K words, cache = 128 blocks, 16 words/block, 1 word = 14 bits, 2-way set associative mapping. Find no. of bits for tag, set, word.

memory =
$$2^{b} \times 2^{10} = 2^{16}$$
 words

lset = 2 blocks = 2 × 16 words = 32 words 1 block = 16 words => 4 bits offset

main memory = 64 × 2 words = 2 words = 16 bit addressing

 $(ache \rightarrow 128 blocks = 64 sets = 2^6 sets$

. 6 bits for set

Q: Consider direct mapped cache 512 kB, block size 1kB, 7 bits in tag. Find size of main memory. Word = 1 byte.

cache size = 512 KB = 29 bytes

block size = 2" bytes => 10 bits for offset

no of blocks = s12 = 29 blocks

=) 9 bits for block

main memory address = 7+10+9 = 26 bits

 \therefore size of main memory = $a^{20} \times a^{2} = 64 \text{ MB}$

Q: consider a 4-way SAC with block size = 4 KB. Size of MM = 16 GB. 10 tag bits. Find cache size.

size of MM =
$$16 \times 2^{30} = 2^{34}$$
 bytes

tag bits = 10 bits

size of block = 4 kB = $2^2 \times 2^{10} = 2^{12}$ bytes

... Set no. bits = 34 - (10 + 12)= 34 - (22) = 12 bits

i no of sets = 2^{12}

.: size of cache = 2¹² × 4×4kB

$$= 2^{12} \times 2^2 \times 2^2 \times 2^{10}$$

= 64 MB

size of cache = 64 MB

&: Cache = 512 kB, tag=10, set = 8 blocks /set Main memory =?

cache size = no. of sets x 8 x size of block

no of sets = 2^x size of block = 2^y y: offset bits

 $2^{9} \times 2^{10} = 2^{10} \times 10^{10}$

19 = x+y+3 => x+y=16

size of memory address = 10 + x+y

=26 bits

.: size of main memory = 2²⁶ = 64 MB

8: A computer system uses 16 bit memory, direct mapped 2KB cache, 64 bytes/block. Assume word is 1 byte.

(alculate tag, block, word bits

: block offset = 6 bits = word

no. of blocks = $\frac{2 \times 2^{10}}{2^6}$ = 2^5

·. block = 5 bits

tag= 16-(5+6) = 5 bits tag

tag	block	word
5	5	6

- 8: A computer system uses 16 bit memory, 2-way set associative, 2KB cache, 64 bytes/block. Assume word is 1 byte.
 - (a) calculate tag, block, word bits
 - (b) Processor reads data sequentially from the following addresses : 128, 144, 2176, 2180, 128, 2176. Indicate hits and misses

(a) cache =
$$2 \times 2^{10} = 2^{11}$$
 bytes

set size =
$$128$$
 bytes = 2°

no. of sets =
$$\frac{2^{11}}{27}$$
 = 2^{4} = 16 sets

.: set bits=4

no. of words/block = 64 words = 2

- .: word bits = 6
- ... tag bits = 6

tag	set	word
6	4	6

(b) 128, 144, 2176, 2180, 128, 2176 in base -10

		tag	set	offset/word
l.	(128) ₁₀ =	000000	0010	000000
J.	(144) ₁₀ =	0 00000	0010	0000010
<u></u> з.	(2176) ₁₀ =	000010	0010	000000
4.	(2180)10 =	000000	0010	000100
٢	(128)10 =	000000	0010	00000
6.	(2176)10=	000010	0010	000000

- 1. will be miss; tag for first block of set 0010 is set to 000000
- 2. hit; set 0010, block 1 tag is 000000
- 3. miss; set 0010, block 2 tag = 000010
- 4. hit
- s. hit
- 6. hit

VALID BIT

- · Provided for each block
- · Valid = 0 when power turned on (stale/invalid memory)
- · Valid=1 when block loaded
- · If data on dick changes, main memory updated, cache valid bit set to 0

write hit

(1) Write Through Protocol (2) Write Back Protocol

(1) Write Through Protocol

- · both main memory & cache updated simultaneously
- ensures consistency
 increased latency



(2) Write Back Protocol

- · change only cache
- · dirty bit / modified bit flag in cache set to 1
- while sending out dirty block (victim block), main memory is updated



ADVANTAGE OF WRITE BACK

- · Not all write operations need to access memory; lower latency
- Several writes in same cache block: force memory write only once at writeback time

Cache Miss

- · Data not present in cache
- Miss penalty
- Latency: Time reg to retrieve first word of block
 Bandwith: time reg to retrieve rest of block

read miss

· Load through / early restart - do not whit for entire block to be transferred

write miss

· Fetch and then overwrite in cache

(1) Write No Allocate

- Write directly to memory without affecting cache
 good if same location not needed soon
- · valid bit set to D

(2) Write Allocate

- · load newly written data into cache
- · easily accessible in cache
- same data needed again

Types of Misses

-) compulsiony Miss
 - · when Eache initially empty, compulsory miss
- 2) Capacity Miss

3) Conflicting Mics

- · set associative mapping
- · Due to constraints, even if blocks empty





- dick and memory data changes and writeback protocol used
- · cache data might have also changed (dirty bit)
- · copies of data different
- option: force writeback before main memory is updated from disk

Write Buffer

- processor waiting for writing into main memory: time consuming
- · processor places write request into buffer, continues execution
- · future access to data: accers from buffer
- · write through

B: Consider DMC with & cache blocks. Memory block requests are 4,3,25,8,19,6,25,8,16,35,45,22,8,3,16,25,7, which memory blocks will be present in the cache at the end of the sequence? Also calculate hit/mics ratio.

0	816816	8 m		⇒ 8 (hit	-)	b m	nics	→	8	m	2 2 1	ッ	16	miq	22
۱	25	25	miss		125	hit	ーフィ	S hi	+							
ຊ																
3	3 19 35 3	ર	miss	— >	19	mis	s –>	35	mi	22		3	mi	s		
4	<u>1</u> 7 45	4	miss	-)	45	mi	s									
5																
6	6 22	6	miss	->	22 1	miss										
7	7	7	miss													

- hits = 3 misses = 14 hit ratio = 3/17
- Q: Consider QWSAM with & cache blocks. Memory block requests are 4,3,25,8,19,6,25,8,16,35,45,22,8,3,16,25,7, which memory blocks will be present in the cache at the end of the sequence? Also calculate hit /mics ratio. CLRU)

0	4 16	4 miss \rightarrow 16 miss \rightarrow 16 hit
Ŭ	8	$8 \text{ miss} \rightarrow 8 \text{ hif} \rightarrow 8 \text{ hit}$
	25	25 miss -> 25 hit -> 25 hit
•	45	45 miss
2	6	6 miss
`	22	22 miss
2	3 35 7	3 miss → 35 miss → 7 miss
5	193	19 miss -> 3 miss

hits = 5 misses = 12 hit ratio = 5/17

Replacement Algorithms

- Direct mapped cache: memory block occupies fixed spot; replacement strategy trivial
- · Fully associative, set associative need strategies

US Random

· replace random block from cache

(2) Least Recently Used (LRU)

- · replace block that has not been used for longest time
- · expensive
- · slight randomness introduced for better performance

(3) First In First Out (FIFO)

· evict block which has been in the cache longest

(4) Least Frequently Used (LFU)

· evict block that has been used least frequently

performance

processin

widening

memory

CACHE PERFORMANCE

- · Ideal: all requests are hits
- Realistic: not 100.1.
- · How helpful cache is
- · Memory wall
- Locality of reference: 10% of code takes up 90% of CPU time year

- tempural (looping) spatial carrays>

cache Performance - ideal

cache Performance - realistic

depends on no. of misses × miss penalty mem stall cycles

mem stall =
$$IC \times \underline{mem \ accesses} \times \underline{misses} \times \underline{miss}$$
 penalty
cycles instruction $\lim_{accesses} x \underbrace{misses} \times \underline{miss}$ penalty
 $accesses$

mem stall = IC × <u>mem accesses</u> x miss rate x miss penalty cycles instruction

CPI - cycles per Instruction

Q: Assume we have a computer where CPI = 1.0 when all memory accesses hit the cache. Only data accesses are load and store, total about 50% of instructions. Miss penalty is 25 cc, miss rate 2%, how much faster would comp be if all instructions were cache hits?

= (CPI × IC) × clock cycle time

- ICX clock cycle time

time CPUreal = CCPUcc + mem stall) x clock cycle time

mem stall = IC x mem access x miss penalty x miss rate instr

$$= 1C \times 1.5 \times 25 \times 0.02 = 0.75 IC$$

time (PUreal = (1.75 IC) × clock lycle time

. Speedup = 1.75 times

8: Assume that the CPI for a computer is 1.0 and all memory accesses hit in the eache. If 30% of instructions are load/stores, mics penalty is 100 cycles, miss rate 5%, how much faster would the computer be if all instructions were cache hits?

CPU time = (CPU clock cycles + mem stall cycles) × clock cycle time with ideal cache

CPU time with imperfect = (CPU clock cycles + mem stall cycles) × clock cycle time cache

mem stall = IC x mem accesses x miss rate x miss penalty cycles instructions

> = (C x (1+0.3) ×0.05 × 100 = 1C x 6.5

CPU time = (IC X I + IC X 6.5) X Clock cycle time

speedup = 7.5 times

AVERAGE MEMORY ACCESS TIME



- · Reduce hit time
- · Reduce miss rate
- · Reduce miss penalty
- · Miss penalty depends on bus width
- Q: A certain processor uses fully associative cache of size 16 KB. Cache block size is 16 bytes. Assume byte addressible main memory, 32-bit addressing. Tag=? Index??

no. of blocks =
$$\frac{16 \times 2^{10}}{16}$$
 = 2^{10} blocks

words/block = 16 words = 24 words/block

tag = 28 bits

index (block) = 0 bits

Q: The width of physical address is 40 bits. Width of tag field in S12 kB & way associative cache is?

Assume block size: 32 bytes

no. of sets =
$$512 \times 2^{10} = \frac{2^{11}}{2^8} = 2^{11}$$
 sets
32×8 28

size of block = 32 bytes = 25 bytes

Q: Consider a 4WSA cache, 128 lines, line size 64 words, mem address 20 bits. Tag=? Line=? Word=?

no. of sets =
$$128 = 2$$

set no = 5 bits

line size = 64 words = 2° bytes

4

5

Sconsider a fully associative mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag

cache size: 16 KB =
$$a^4 \times a^{10} = 2^{14}$$
 bytes
block size = 256 bytes = a^8 bytes
main memory = 128 kB = $a^7 \times a^{10} = 2^{17}$ bytes
: addressing = 17 bite



block offset = 8 bits

... tag=9 bits

& Consider a 2-way set associative cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag

no of sets = $\frac{2^{14}}{2^9}$ = 2^5 bytes

- .". set bits 25 bits
 - block offset = 8 bits (size of block)

main memory = 128 kB = 27 x 210 = 217 bytes

= 17 bit addressing

: tag = 17 - (8+5) = 4 bits

tag	set	block offset
4	5	8