

feedback/corrections: vibha@pesu.pes.edu VIBHA MASTI

MEMORY

- Processor speed vs memory gap
- · Registers: reside in CPU, faster to fetch from/write to; limited in number

Locality of Reference

1) Temporal Locality

- ° set of instr likely to be referenced soon
- ∙ leg: (ooping

2) Spatial locality

- ° if fetching from memory, fetch from other nearby locations
- . eg: array elements

cache mapping technique

- D Direct mapped cache
- 2) set associative mapping
- 3) Fully Associative mapping

GENERAL ORGANISATION of CACHE

.

compartmentalised into sets of ² Crows)

: -

- ° (block no .) mode (no . of sets) blocks)
- leads to contention
- . each line treated as block (set
- aka line mapping technique
- ° More than one block of memory mapped to one block in cache

2) Set Associative Mapping

-
-
-

cache search is slower

BITS NEEDED TO ADDRESS MAIN MEMORY

 e eg: 16 GB RAM : $a^7 \times a^7 = 34$ bits

Direct mapped cache

 34 bits

• valid 0: stale/junk data

set Associative mapping

34 bits

^Q : ^A 4-way set associative cache memory unit with a capacity of ¹⁶ KB is built using ^a block size of ⁸ words . The word length is ³² bits . The size of the physical address space is 4GB . How many bits are required for the tag field?

> $main$ mem = 4GB $|4$ cache $s_2e = 16$ kg = 2 bytes block size ⁼ ⁸×³² bits ⁼ ³² bytes ⁼ 8 words

 $síze of mem = 4 \times 2^{30} = 2^{32}$

i . 32 -bit address for main men

Size of set = $4 \times 8 \times 4 = 2$ bytes

$$
\therefore
$$
 no of sets = $\frac{16 \text{ KB}}{4 \times 8 \times 4} = \frac{16 \times 2^{10}}{16 \times 2^{3}} = 2^{7}$
\nS block

block $size = 8 \times 4 = 32$ bytes = 2^5 bytes

block of fset =
$$
word = 5
$$
 bits

. - . 7 bits for sets

⁵ bits for word

 \therefore 20 bits for tag

Q: Size of MM ⁼ ⁶⁴ K words , cache = 128 blocks , ¹⁶ words) block , I word = 4 bits, 2-way set associative mapping. Find no.of bits for tag, set , word.

memory - - ²⁶×210=2" words

 $1 set = 2 blocks = 2 \times 16 \text{ words} = 32 \text{ words}$ 1 block = 16 words \Rightarrow 4 bits offset

 $main$ memory = 64×2^{10} words = 2^{16} words ⁼ ¹⁶ bit addressing

cache \rightarrow 128 blocks = 64 sets = 2⁶ sets

i . ⁶ bits for set

$$
\begin{array}{|c|c|c|c|}\n\hline\n\text{tag} & \text{set} & \text{word} \\
\hline\n6 & 6 & 4 \\
\hline\n\text{16} & \text{bit} & \text{right}\n\end{array}
$$

Q: Consider direct mapped cache 512 kB, block size 1kB, ⁷ bits in tag. find size of main memory . Word ⁼ ^I byte.

cache size= 512 KB = 2^9 bytes

block size: a¹⁰ bytes => 10 bits for offset

no of blocks = $s12 - 2$ 9 blocks

 $=$ 9 bits for block

main memory address = $7+10+9 = 26$ bits

 \therefore size of main memory = $20 \times 2^{6} = 64 \text{ MB}$

^Q: consider ^a 4-way SAC with block size ⁼ ⁴ KB . Size of $MM = 16$ GB. 10 tag bits. Find cache size.

size of
$$
MM = 16 \times 2^{50} = 2^{34}
$$
 bytes

. - - address ⁼ 34 bit

 tag bits = 10 bits

size of block = 4 kB = $2^{2} \times 2^{10}$ = 2^{12} bytes

$$
\therefore \text{ block offset} = 12 \text{ bits}
$$

.

 \log Set no. bits = 34 - (10 + 12) $= 34 - (22) = 12 \text{ bits}$

 \therefore no of sets = 2¹²

$$
\therefore
$$
 size of cache = 2¹² x 4x4kB

$$
= 2^{12} \times 2^{2} \times 2^{2} \times 2^{10}
$$

⁼ ²²⁶ bytes

$$
= 64 \text{ MB}
$$

$size$ of $cache = 64MB$

 β : Cache = 512 KB, tag=10, set = 8 blocks /set <u>Main memory=?</u>

cache size = no. of sets $x \mid 8$ x size of block

no of sets =
$$
a^x
$$

\n $2x : 8e+ bits$
\n $3x : 8e+ bits$
\n $3x : 8e+ bits$
\n $3x : 6fse+ bits$

 $2^{9} \times 2^{10} = 2^{2} + 9 + 3$

 $19 = 2 + y + 3 = 5$ 2+y=16

size of memory address = $10 + x+y$

- - 26 bits

 \therefore size of main memory = 2²⁰ = 64 MB

^d: ^A computer system uses ¹⁶ bit memory , direct mapped ²¹⁴³ cache , ⁶⁴ bytes / block. Assume word napped 2
is 1 byte.

calculate tag, block, word bits

block
$$
64 \times 10^{-2}
$$

 \therefore block offset = 6 bits = word

26

 $no. of$ blocks = 2×2 lo $=$ 2 5

 \cdot block = 5 bits

tag- - 16-(5+6) ⁼ ⁵ bits tag

tag block word 5 5 ⁶

- ^d: ^A computer system uses ¹⁶ bit memory , 2-way set associative, akb cache, 64 bytes/block. Assume word issociative,
is 1 byte.
	- cas calculate tag, block, word bits
	- (b) Processor reads data sequentially from the following addrecses: 128, 144, 2176, 2180, 128, 2176. Indicate hits and misses

(a)
$$
\cosh z = 2 \times a^{10} = a^{11} \text{ bytes}
$$

Set size =
$$
128
$$
 bytes = 2^7

no. of sets =
$$
2^{11}
$$
 = 2^{4} = 16 sets

 \therefore set bits = 4

6 $no. of$ words/block = 64 words = 2

 \therefore word bits = 6

 \therefore tag bits = - 6

tag	set	word
σ		

 (b) 128, 144, 2176, 2180, 128, 2176 in base-10

- 1. will be miss; tag for first block of set 0010 is set to 000000
- 2. hit; set 0010, block 1 tag is 000000
- 3, miss ; set 0010 , block 2 tag ⁼ ⁰⁰⁰⁰¹⁰
- 4- hit
- ^s. hit
- 6 . hit

VALID BIT

- . Provided for each block
- . Valid=0 when power turned on (stale/invalid memory)
- · Valid = 1 when block loaded
- ° If data on dick changes, main memory updated, cache valid bit set too

write hit

- 4) Write Through Protocol
- (2) Write Back Protocol

⁴⁷ Write through Protocol

- . both main memory & cache updated simultaneously
-
- . ensures consistency . increased latency

(2) Write Back Protocol

- · change only cache
	- dirty bit / modified bit flag in cache set to 1
- while sending out dirty block (victim block) , main memory is updated

ADVANTAGE OF WRITE BACK

- e Not all write operations need to access memory ; lower latency
- Several writes in same cache block : force memory write only once at writeback time

Cache Miss

- ° Data not present in cache
- Miss penalty
- Latency : time req to retrieve first word of block
- ° Bandwith: time req to retrieve rest of block

read miss

° Load through) early restart - do not wait for entire block to be transferred

write miss

• Fetch and then overwrite in cache

(1) Write No Allocate

- ° Write directly to memory without affecting cache ° good if same location not needed soon
-
- . valid bit set to ⁰

(2) Write Allocate

- ° load newly written data into cache
- easily accessible in cache
- same data needed again

Types of Misses

- ^D compulsory Miss
	- . When cache initially empty, compulsory miss
- 2) Capacity Miss

o

3) Conflicting Miss

- set associative mapping
- . Due to constraints, even if blocks empty

- disk and memory data changes and writeback protocol used
- cache data might have also changed (dirty bit)
- copies of data different
- ° option: force writeback before main memory is updated from disk

write Buffer

- ° processor waiting for writing into main memory: time consuming
- processor places write request into buffer , continues execution
- ° future access to data : access from buffer
- write through

- $hits = 3$ misses = 14 hit ratio = 3/17
- $Q:$ Consider 2W SAM with 8 cache blocks. Memory block requests
are $4, 3, 25, 8, 19, 6, 25, 8, 16, 35, 45, 22, 8, 3, 16, 25, 7$, which are $4, 3, 25, 8, 14, 6, 25, 8, 16, 35, 45, 22, 8, 3, 16, 25, 7,$ which memory blocks will be present in the cache at the end of the sequence ? Also calculate hit Inniss ratio. CLRU)

 h its = 5 $= 5$ misses $= 12$ hit ratio = $5/17$

Replacement Algorithms

- Direct mapped cache : memory block occupies fixed spot ; replacement strategy trivial
- ° Fully associative , set associative need strategies

(1) Random

° replace random block from cache

(2) Least Recently Used CLRU)

- ° replace block that has not been used for longest time
- . expensive
- ' slight randomness introduced for better performance

(3) First In First out CFIFO)

° evict block which has been in the cache longest

(4) Least Frequently used CLFU)

. evict block that has been used least frequently

^

performance

 $\sum_{n=1}^{\infty}$

processor

widening

memory

>

CACHE PERFORMANCE

- · Ideal: all requests are hits
- Realistic: not 100%.
- How helpful cache is

<u>Memory</u> wall

for better performance
in the cache longest
used least frequently
processor
processor
wideni
wideni
wear or better performance

n the cache longest

used least frequently

processor

widening

widening

widening · Locality of reference: 10/ of code takes up 90.1. of CPU time

- temporal (looping)
- spatial carrays)
-

cache performance - ideal

CPUtime ⁼ (Puccoon cycles X CPU clock cycle time perfect cache

cache Performance - realistic

(⁺ memory stall cycles) ^X (Phou cycle time CPUtime ⁼ CPU clock cycles)

depends on ' no . of misses <u>mem stall cycles</u> **x** miss penalty

Mem stall ⁼ Ic ^x misses cycles 1 instruction [×] miss penalty instruction Count

mem stall ⁼ IC ^x Mem accesses [×] misses [×] miss penalty cycles instruction meayYe% IF → ID → IE → MEM → WB d d instruction data cache cache

mem stall = IC \times mem accesses \times miss rate \times miss penalty instruction

Cpl - cycles per Instruction

Cpl ⁼ CPU clock cycles for program instruction count

Q: Assume we have a computer where CPI =1.0 when all memory accesses hit the cache . Only data accesses are load and store, total about 50% of instructions. Miss penalty Ic as cc, miss rate 2%, how much faster would comp be if all instructions were cache hits?

time CPU idea, ⁼ KPK, t Mem stall) ^x clock cycle time

= (CPI x IC) x clock cycle time

= Icx clock cycle time

time CP U_{real} = CCP U_{cc} + mem stall) x clock cycle time

mem stall = $10 \times$ mem access x miss penalty x miss rate instr

$$
= 10 \times 1.5 \times 25 \times 0.02 = 0.75
$$

time CPU_{real} = (1.75 IC) x clock cycle time

 \therefore speedup = 1.75 times

Oi . Assume that the CPI for a computer is to and all memory accesses hit in the cache . If soy. of instructions are load/stores, mics penalty is 100 cycles, miss rate s/., how much faster would the computer be if all instructions were cache hits?

CPU time ⁼ (CPUclock cycle, t Mem stall cycles)X clock cycle time with ideal cache

$$
= (1C \times CP1 + D) \times \text{clock cycle time}
$$

= IC ^x clock cycle time

CPU time with imperfect ⁼ (CPU clock cycles t Mem stall cycles) ^x clock cycle time cache

mem stall = ICx mem accesses x miss rate x miss penalty cycles instructions

> $=$ (C x (1+0.3) XO.05 x 100 $= 10 \times 6.5$

CPU time = $(1C x 1 + 1C x 6.5) x$ clock cycle time

= 7-5 ^x IC ^x clock cycle time

speedup = 7.5 times

AVERAGE MEMORY ACCESS TIME

- ° Reduce hit time
- . Reduce miss rate
- Reduce miss penalty
- . Miss penalty depends on bus width
- ^Q: ^A certain processor uses fully associative cache of size ¹⁶ KB . Cache block size is 16 bytes. Assume byte addressible main memory, 32-bit addressing. Tag=? Index=?

no. of blocks =
$$
\frac{16 \times 2^{10}}{16} = 2^{10}
$$
 blocks

words/block = 16 words = 2^4 words/block

 $tag = 28$ bits

 $index [Obloc] = 0$ bits

Q: The width of physical address is 40 bits. Width of tag field in 512 KB 8 - way associative cache is ?

Assume block size : ³² bytes

- :

$$
10. \text{ of } 5 \text{e}^{\frac{1}{2} \cdot \text{se}^{\frac{1}{2}}} = \frac{10}{33 \times 8} = \frac{10}{2^8} = 2^{\frac{10}{2}} = 2^{\frac{10}{2}} = 12
$$

 sie of block = 32 bytes = 2^5 bytes

tag bits - - 40 -Cil -157=24 bits

^O : consider a 4 WSA cache , 128 lines , line size ⁶⁴ words , mem address 20 bits. Tag =? Line =? Word =?

no- of sets = 121 ⁼ 2

 set no = 5 bits

line size = 64 words = 2^6 bytes

4

5

line bits $= 6$

$$
\therefore \text{ tag bits = 9}
$$

g Consider a fully associative mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag

cache size = 16 kB =
$$
2^{4} \times 2^{10}
$$
 = 2^{14} bytes
block size = 256 bytes = 2^{8} bytes

main nemory= 128 kB= 2⁷ x 2¹⁰ = 2¹⁷ bytes

i . addressing ⁼ ¹⁷ bits

fully associative

tag block offset

block offset = 8 bits

i. tag - - ⁹ bits

Consider a 2-way set associative cache of size Q. 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag

Cache size =
$$
(6 \text{ kB}) = 2^{14}
$$
 by the block size = 2^8 bytes

\nSet size = 2^9 bytes

no of sets = $\frac{1}{2}$ = 2³ bytes

 \therefore set bits = 5 bits

block offset ⁼ ⁸ bits (size of block)

main memory = 128 KB = 2^{7} x 2¹⁰ = 2¹⁷ bytes

= 17 bit addressing

 \therefore tag = 17 - (8+5) = 4 bits

